Avnet, Inc. (NYSE: AVT),and Microsemi Corporation (Nasdaq: MSCC) today announced that Avnet has updated its design software on the SmartFusion2 KickStart Development Kit to offer a data security demonstration. The kit, sold exclusively through Avnet, is an entry-level development platform designed to facilitate rapid prototyping using Microsemi’s SmartFusion2 system-on-chip (SoC) field programmable gate arrays (FPGAs).
The SmartFusion2 KickStart Development Kit’s board features Microsemi’s low-power, single event upset (SEU)-immune SmartFusion2 SoC FPGA, a secure and integrated programmable device with 10,000 logic elements and a 166 MHz ARM Cortex-M3 processor. The kit is ideal for customers utilizing Microsemi’s SmartFusion2 in Internet of Things (IoT), industrial networked equipment, medical networked products and other applications that require the highest levels of data communications security. A Windows app is used to control and view the steps to establish a secure Bluetooth Low Energy connection between a SmartFusion2 “server” and an Android “client.” The SmartFusion2 KickStart Development Kit is one of three Avnet-designed solutions named by EDN magazine as the top 100 Hot Products of 2015.
Customers interested in learning more about how to leverage the security features of the SmartFusion2 device to design a secure system can attend the Microsemi SmartFusion2 Data Security Webinar, Feb. 3, 2016 from 8 a.m.-9 a.m. (PST).
According to the Aberdeen group, by the year 2020 approximately 50 billion machines will be connected. Not only do these machines need to be secure, but they need to be secured at the device, design and system levels. The versatile SmartFusion2 KickStart Kit offers engineers the much-needed low-power, high-security and reliability required to protect data and valuable application intellectual property in today’s IoT-enabled devices.
Avnet
avnet.com
Microsemi Corporation
microsemi.com
The post Development kit speeds work on SmartFusion2 SoC FPGAs appeared first on FPGA Tips.
Filed Under: FPGA Tips