A new breakthrough could push the limits of the miniaturization of electronic components further than previously thought possible. A team at the Laboratoire d’Analyse et d’Architecture des Systèmes (LAAS-CNRS, Toulouse) and Institut d’Électronique, de Microélectronique et de Nanotechnologie (IEMN, CNRS / University of Lille 1 / University of Valenciennes and Hainaut-Cambresis / Isen) has built a nanometric transistor that displays exceptional properties for a device of its size.
To achieve this result, the researchers developed a novel three-dimensional architecture consisting of a vertical nanowire array whose conductivity is controlled by a gate measuring only 14 nm in length. Published in Nanoscale, these findings open the way toward alternatives to the planar structures used in microprocessors and memory units. The use of 3D transistors could significantly increase the power of microelectronic devices.
The “building blocks” of microelectronics, transistors consist of a semiconductor component, called channel, linking two terminals. The flow of current between these terminals is controlled by a third terminal, called gate. Acting like a switch, the gate determines whether the transistor is on or off. Over the past 50 years, transistors have been steadily reduced in size, enabling the development of increasingly powerful microelectronic devices. However, it is generally agreed that today’s transistors, with their planar architecture, are nearing the limits of miniaturization: there is a minimum size under which the gate control over the channel becomes less and less effective. In particular, leakage currents begin to interfere with the logical operations performed by the transistor array. To overcome this problem, researchers around the world are investigating alternatives that will allow the race for miniaturization to continue.
A team of researchers at the LAAS and IEMN has now built the first truly three-dimensional nanometric transistor. The device consists of a tight vertical nanowire array of about 200 nm in length linking two conductive surfaces. A chromium gate completely surrounds each nanowire and controls the flow of current, resulting in optimum transistor control for a system of this size. The gate is only 14 nm in length, compared with 28 nm for the transistors in today’s chips, but its capacity to control the current in the transistor’s channel meets the requirements of contemporary microelectronics.
This architecture could lead to the development of microprocessors in which the transistors are stacked together. The number of transistors in a given space could thus be increased considerably, along with the performance capacity of microprocessors and memory units. Another significant advantage of these components is that they are relatively simple to manufacture and do not require high-resolution lithography. In addition, these 3D transistors could be easily integrated into the conventional microelectronic devices used by the industry today.
A patent has been filed for these transistors. The researchers now plan to continue their efforts to further reduce the size of the gate, which they believe could be made smaller than 10 nm while still providing satisfactory control over the transistor. In addition, the team is looking for industrial partners to help design the electronic devices of the future using the 3D architecture of these novel transistors. A common technique for surface texturing in micro / nano technology, lithography is used to transfer predefined motifs onto a sensitive resin.
Filed Under: Rapid prototyping